WIN 3 MILE TO NO.

NO. 8229-018-27 CIP

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: JAMES A. HUNTER, ET AL. ART UNIT: 2872

SERIAL NO.: 10/050,994 EXAMINER: AMARI, A.

FILING DATE: JANUARY 22, 2002

FOR: HIGH CONTRAST GRATING LIGHT VALVE

REQUEST FOR RECONSIDERATION

ASSISTANT COMMISSIONER FOR PATENTS PO BOX 1450 ALEXANDRIA, VA 22313-1450

SIR:

Responsive to the Final Office Action issued in the above-captioned patent application on September 29, 2004, and in light of the Request for Continued Examination submitted herewith, withdrawal of the rejection of all claims as anticipated or obvious over U.S. Patent 6,233,087, Hawkins, alone or in view of U.S. Patent 5,311,360, Bloom, is respectfully requested.

Specifically, Applicants have previously presented, in the form of Declarations responsive to the rejection over U.S. Patent, 6,169,624, now withdrawn, evidence tending to demonstrate a date of invention of the subject matter claimed in advance of the effective filing dates of both the '624 and '087 patents. Those respective filing dates are August 11, 1999 and December 18, 1998.

In the Office Action of September 2004, the rejection over U.S. Patent 6,233,087, only, alone or in view of the '360 patent, was maintained, it being the position of the Examiner that none of the exhibits provided in the Declaration provide any test results to show that the subject

matter claimed worked for the intended purpose. The Examiner also questions, pages 2-5 of the

Outstanding Office Action, whether the exhibits submitted demonstrate all the elements of the

claims.

Applicants rely on the evidence originally submitted, together with the Declaration of

Hunter submitted herewith. Time has not allowed the preparation of an executed Declaration,

but Applicants submit the unexecuted Declaration herewith, and will submit an executed version

of the same shortly. This Declaration of Hunter under 37 C.F.R. §1.131 demonstrates that in fact

the subject matter of the invention was made prior to the effective filing dates of the references

by the inventors. Accordingly, withdrawal of the rejections for anticipation and obviousness is

respectfully requested.

Respectfully submitted,

MERCHANT & GOULD

Steven B. Kelber

Registration No. 30,073

Attorney of Record

901 Fifteenth Street, N.W.

Suite 850

Washington, DC 20005

Telephone: (202) 326-0428

Facsimile: (202) 326-0778

2



DOCKET NO. 8229-018-27 CIP

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: JAMES A. HUNTER, ET AL. ART UNIT: 2872

SERIAL NO.: 10/050,994 EXAMINER: AMARI, A.

FILING DATE: JANUARY 22, 2002

FOR: HIGH CONTRAST GRATING LIGHT VALVE

DECLARATION OF JAMES A. HUNTER

ASSISTANT COMMISSIONER FOR PATENTS PO BOX 1450 ALEXANDRIA, VA 22313-1450

SIR:

I, James A. Hunter, do hereby declare and state that:

- I am a co-inventor of the subject matter claimed in the above-captioned patent application.
- 2. It is my understanding that one claim of the above-captioned patent application is directed to a reflective light processing element, which may be a grating light valve.
- 3. I further understand that the grating light valve of the invention includes, as separate elements, a substrate, a dielectric layer formed on the substrate, a conductive trace formed on the dielectric layer and a plurality of ribbons formed above the substrate and the conductive trace. The conductive trace allows charges trapped in the dielectric layer to escape.
- 4. I am informed that there is no specific purpose recited for this grating light valve, no

specific function, but it is my general understanding, and was prior to December 1989, that a grating light valve is shown to work for its intended purpose when it is demonstrated that it can alter reflective light by movement from conditions of constructive to destructive interference. Specially, a grating light valve, or other light processing element, is shown to work when it modulates the amount of light reflected.

- 5. Submitted herewith as Exhibit A is a document that was employed at Silicon Light Machines prior to December 1989, referred to as a "runsheet." A runsheet identifies all processes that an actual product is subjected to. The runsheet that is Exhibit A is a runsheet for the preparation of the reflective light processing element having the features described above for the claimed invention of the above-captioned patent application. Exhibit B hereto is a spreadsheet prepared by me, that identifies the correlation between specific steps of the runsheet and a feature of the subject matter referred to above. Claim 1 also corresponds to Claim 1 of the above-captioned patent application.
- 6. The runsheet that is Exhibit A corresponds to the actual preparation of a prototype of the invention of Claim 1. As it was not a commercial run, nor prepared for a customer, many of the specific details, such as lot number and the like, were not incorporated. As set forth in Exhibit B, certain steps of the run sheet correspond to specific elements or recitations of Claim 1. Each of these is discussed below.
- 7. Thus, in steps 1 and 2, the runsheet begins with a silicon wafer, which corresponds to the "substrate" of Claim 1. In Step 2 a dry oxidation proceeds on the wafer, which forms an insulating dielectric (silicon dioxide) which corresponds to the recitation of Claim 1 that there be a "dielectric layer formed on the substrate."
- 8. In step 8 there is reference to deposition of ribbon material, followed in step 9 by the

- patterning (ribbon mask) to form "a plurality of ribbons" as required in Claim 1, which is specifically recited in step 11, a step described as the ribbon etch. Thus, an 850 angstroms silicon nitride and 500 angstroms silicon dioxide etch is performed, resulted in a plurality of ribbons, as indicated on the runsheet.
- 9. At runsheet step 17, the step referred to as a partial release, exposes the dielectric on the substrate without releasing the ribbons fully. This is for the purpose of forming a conductive trace on the dielectric layer. The contact mask of step 18 is a mask for forming the contact for a conductive trace on the dielectric layer.
- 10. Step 20 of the runsheet is a contact etch step, that is, etching a contact hole for the conductive metal trace formed on the dielectric layer which is formed in Step 21 of the runsheet, metal evaporation. Thereafter, the device comprises the substrate formed at the beginning, step 1, with a dielectric layer thereon, step 2. There is a plurality of ribbons with material deposited, masked and etched in steps 8, 9, and 11 with a conductive trace and contact for the conductive trace formed in steps 17, 18, 20, 21 and 22. Step 23 is a "final release" which releases the ribbons so as to permit movement from constructive to destructive interference conditions.
- 11. As can be seen, accordingly, by performing the process set forth in the runsheet as was done at Silicon Light Machines by me and individuals working with me and under my direction, the subject matter of Claim 1 can be produced and was produced at Silicon Light Machines prior to December 1989. Moreover, as tested to the satisfaction of myself and my co-inventors, these grating light valves were shown to modulate the amount of light reflected by them from a light source, thereby demonstrating that the grating light values made prior to August 11, 1989, by myself and co-inventors, in fact "worked for the intended purpose" in that they showed utility

as grating light valves.

All statements made herein are of my own knowledge are true and all statements made on information and belief are believed true. Further, I am aware that willful false statements and the like are punishable by fine, imprisonment, or both, 18 USC 1001, and that such willful false statements may jeopardize the validity of U.S. Patent Application 10/029,875 and any patent to issue thereon.

Date	
	James A. Hunter

EXHIBIT A

	R	u	ns	h	e	e	ĺ

Lot Number:

STEP#	STEP	PROCESS	INIT	DATE
1	WAFER START	Primetype <> Silicon Vendor Resistivity: ohm-cm; Lot #:		
2	DRY OXIDATION	Scribe wafers Scribe ID:		_
		Post Scribe Clean (wbnonmetal) 10 minutes Piranha Pre Diffusion Clean (wbdiff) 10 minutes Piranha 30 seconds 50:1 HF 10 minutes HCL/H ₂ O ₂ /H ₂ O		
		950° C Dry Oxidation - Target Å (Tylan 1,3,4) Recipe: DRY950 Oxidation time: minutes Furnace: tylan Measure: Flat	· · ·	
	:			

STEP#	STEP	PROCESS	INIT	DATE
3 3	AMORPHOUS SILICON DEP	Pre Clean	INIT	DATE
4	POST MASK	Jungle: Å Mask: Level Rev Singe (singe oven) 20 minutes 150° C Spin Resist (svgcoat) Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		

STEP#	STEP	PROCESS	INIT	DATE
		Expose (ultratech) Reticle =, Field =		
		Exposure:		
		Focus Offset: Develop/Inspect		_
	·	(svgdev) Develop and Postbake Program 1		
		Wafer #:		
		Verniers: Dagger:		
		Lines:		
		Corners:		
5	DESCUM	Descum (drytek2) Recipe: descum 2.5 minute etch		
6	POST ETCH			

STEP#	STEP	PROCESS	INIT	DATE
		Final Inspect (same wafer from photo): Wafer #: Verniers: Dagger: Lines: Corners:		
7	PIRANHA RESIST STRIP	Strip Resist (wet) (wbnonmetal) 20 minutes Piranha 10 minutes Piranha		
8	STRATA- GLASS THERMAL NITRIDE DEPOSITION	Call courier for pickup (Add 2-3 pre-stress test wafers)	<u></u>	
		Measure (RI): Flat Center Top Door:		

STEP#	STEP	PROCESS	INIT	DATE
		Measure (thickness):		
		<u>Flat</u> <u>Center</u> <u>Top</u>		
		Door: Å		
		Center: Å		
		Jungle: Å		
		Measure (stress):		
		Door: MPa		
		Center: MPa		
		Jungle: MPa		
				=
				·
9	RIBBON MASK	Mask: Level Rev		
		Singe (singe oven)		
		20 minutes 150° C		
		Spin Resist (svgcoat)		
		Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		
		Expose		
		(ultratech)		
		Reticle =, Field =		
	·			

STEP#	STEP	PROCESS	INIT	DATE
		Exposure:		
	!			,
		Focus Offset:		
]
:				<u>.</u>
		Describer		
		Develop/Inspect (svgdev)		<u>.</u>
		Develop and Postbake Program 1] {
		The state of the s		
		Wafer #:		
		77		
		Verniers:		
		Dagger:		
		36		
		Lines:		
		Corners:		
	·	Comers:		
10	DESCUM	Descum		
		(drytek2)		
		Recipe: descum		
	2222	2.5 minute etch		
11	RIBBON	Etch		
	ETCH	(amtetcher)		
		Etch Time: minutes		
		ano		
		Recipe: minutes 50 % 02		
L	L			<u> </u>

Resist strip?

STEP#	STEP	PROCESS	INIT	DATE
	•	Final Inspect (same wafer from photo): Wafer #: Verniers: Dagger: Lines: Corners:		
12	CIS METAL SPUTTER			
13	M2 MASK	Mask: Level Rev Singe (singe oven) 20 minutes 150° C		

STEP#	STEP	PROCESS	INIT	DATE
		Spin Resist (svgcoat) Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		
		Expose (ultratech) Reticle =, Field =		
		Exposure: Focus Offset:		
		Develop/Inspect (svgdev) Develop and Postbake Program 1		
		Wafer #: Verniers:		
		Dagger:		
		Lines: Corners:		
14	DESCUM	Descum (drytek2) Recipe: descum 2.5 minute etch		
15	1	Pour fresh etchant Etchant: (wbmetal)		
L	<u> </u>	<u> </u>	<u></u>	<u></u>

ï

STEP#	STEP	PROCESS	INIT	DATE
		Etch metal to clear Etch Time: minutes		
16	RESIST ASH	Strip Resist (dry) (matrix) Recipe: newlotemp Strip Time: minutes Post Clean 6 cycle Dump Rinse (wbmetal)		
17	PARTIAL RELEASE	WAFERS NEED TO GO TO SLM		
18	CONTACT MASK	Mask: Level Rev		
		Singe (singe oven) 20 minutes 150° C	0.	
		Spin Resist (svgcoat) Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		

STEP#	STEP	PROCESS	INIT	DATE
		Expose		
		(ultratech)		
		Reticle =, Field =		
		Exposure:		
		Focus Offset:		
		,		
		Develop/Inspect		
		(svgdev)		
		Develop and Postbake Program 1		
		Wafer #:		
		Verniers:		
		Dagger:		
		Lines:		
		Corners:		
19	DESCUM	Descum		
		(drytek2)		:
		Recipe: descum		
		2.5 minute etch		
20	CONTACT			
	ETCH	(amtetcher)		:
		Recipe:		
<u> </u>		Etch Time: minutes	<u> </u>	<u></u>

STEP#	STEP	PROCESS	INIT	DATE
STEP#	SIEP	Final Inspect (same wafer from photo): Wafer #: Verniers: Dagger: Lines:		DATE
		Corners:		
21	METAL EVAP	WAFERS NEED TO GO TO LANCE GODDARD	500 Å	
22	ALLOY	simulate seal furnase?		
23	FINAL RELEASE	WAFERS NEED TO GO TO SLM		

EXHIBIT B

RUNSH EET DETAIL ED DESCRI PTION

Step # Step Name Comments Claim Reference						
	Step Name		Claim Reference			
1	WAFER START	Starting Si Substrate	Claim 1, "a substrate"			
ا ا	DDV OVIDATION		Claim 1, "a dielectric layer			
2		Grow an insulating dielectric	formed on the substrate"			
	AMORPHOUS SILICON					
3	DEP		NA			
ا ، ا	5007.4404	Photo patterning of ribbon				
4	POST MASK		NA			
5		Ashing of residual photoresist				
6		<u> </u>	NA			
7	PIRANHA RESIST STRIP	Strips resist	NA			
1	STRATAGLASS					
	THERMAL NITRIDE		Claim 1, "a plurality of			
8	DEPOSITION	Ribbon material deposition	ribbons"			
			Claim 1, "a plurality of			
9		Photo patterning of ribbon	ribbons"			
10	DESCUM	Ashing of residual photoresist				
			Claim 1, "a plurality of			
11	RIBBON ETCH		ribbons"			
		Deposition of thick metal				
12	CIS METAL SPUTTER	wiring	NA			
		Photo patterning of thick metal				
13	M2 MASK		NA			
14	DESCUM	Ashing of residual photoresist	NA			
15		Etching of thick metal wiring				
16	RESIST ASH	Strips resist	NA			
		Exposes dielectric on				
1		substrate without releasing	Claim 1, "a conductive trace			
17	PARTIAL RELEASE		on the dielectric layer"			
			Claim 1, contact for "a			
		Photo patterning of contact	conductive trace on the			
18	CONTACT MASK	nole for conductive metal trace	dielectric laver"			
19	DESCUM	Ashing of residual photoresist	NA			
		,	Claim 1, contact for "a			
		Etching of contact hole for	conductive trace on the			
20	CONTACT ETCH	conductive metal trace	dielectric layer"			
	33117131 21011	CO. INCIDENT INCIDENT INCIDENT	Claim 1, "a conductive trace			
21	METAL EVAP	Formation of conductive trace				
	IVIL I/AL LV/AI	Communication of confidence trace	Claim 1, contact for "a			
			conductive trace on the			
22	ALLOY	Sinters contact	dielectric layer"			
- 44	ALLOT	Sinters Contact	Claim 1, "a plurality of			
23	FINAL RELEASE	Fully releases ribbens	ribbons "			
2.3	FINAL RELEASE	Fully releases ribbons	HODOHS			